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Direct quantitative determination of 2D doping profile of submicron 
MOSFETs continues to be elusive. This project develops a technique to deduce 2D 
doping profile by the inverse modeling method combining process and device 
simulation. 
 
Based on previous inverse modeling research, this project extends the 
inverse modeling technique by including process and device simulation together 
with multiple transistors electrical data used as target for matching. Such 
methodology will allow a physical way of taking sensitive process steps such as 
implantation and high temperature annealing into account. By combining electrical 
data like sub-threshold Id-Vg of multiple transistors for matching, the chance of 
getting a non-unique solution is kept to minimum. An algorithm which spreads 
process simulation to multiple processors is developed to make the time consuming 
process simulation more efficient. 
 
Since the final doping profile is based on simulation of doping activation 
and diffusion, instead of pure mathematical representation of doping profile as it 
was done in the past, the result can be predictive in nature. A set of parameters 
obtained can be used for transistors produced with similar technology and process 
condition. This allows fast characterization of multiple transistors without the 
repeated use of time consuming inverse modeling exercise and provides alternative 
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As MOSFET’s are scaled to the deep sub-micron area, it is observed that 
the two-dimensional (2D) distribution of dopants becomes a very important factor 
affecting their performance.  For example, the reverse short-channel effect is 
believed to be caused by the enhanced diffusion of dopants near the source/ drain 
junction regions [1]. Hence a technique for the extraction of 2D doping profile 
becomes imperative.   
 
Direct techniques, such as scanning capacitance microscopy, prove to be 
less mature at the moment [2]. Consequently, indirect techniques, such as inverse 
modeling, have been suggested as an alternative. The technique is based on 
obtaining a 2D doping profile such that the simulated sub-threshold Id-Vg 
characteristics, over a broad range of bias conditions (i.e., VGS, VDS, and VBS), 
match the corresponding experimental data. Advantages of this method include 
the following: ability to extract 2D doping profiles of sub-micron device, non-
destructive nature, general ease of use and without need for special test structures 
[3]. The selection of sub-threshold Id-Vg curve as the matching data is most 
appropriate because it is highly sensitive to the doping profile change and unlike 
on-state Id-Vg which is highly dependant on the mobility model used in device 
simulation. More about this will be explained in chapter two. 
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 Previous work on inverse modeling relies mainly on device simulation of 
an arbitrary software representation of the transistor [4]. The advantage of this is 
that the 2D doping profile can be deduced from related electrical data without 
knowledge of the process condition. Because only device simulation is needed, 
inverse modeling performed in this way can yield results within a short period of 
time (depending on the number of parameters used, the simulation can finish 
within one day on a Sun station with 2GHZ CPU). However, since the process of 
the transistor is not simulated, the final 2D dopant profile can only be represented 
by a sum of arbitrary mathematical functions. Because of this, it is hard to capture 
complex dopant profile shapes (abrupt re-entrant source/drain regions, super halo 
channel and surface dopant pile-up, etc) and guarantee the uniqueness of solution. 
Furthermore, the parameters obtained cannot be used for predictive purposes due 
to the mathematical nature of the solution.  
 
Since it is a well known fact that the final 2D doping profile depends on 
process conditions, the 2D doping profile can be better deduced in cases where 
process conditions are known. It is hoped that by including the process simulation 
in the inverse modeling exercise, a more physical solution of final 2D doping 
profile can be obtained with related process step like implantation and annealing 
taken into account. Furthermore, the parameters obtained in this way can be used 
for predictive purposes since they are physical and process related. For example, a 
set of parameters (for example, diffusion model adjustment factor) calibrated for a 
particular 0.13 micron process will most probably work in similar 0.13 micron 
process and shorter channel length process of the next generation (for example, 
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the engineer can predict how the 2D profile will change if different doses of  a 
certain implant step are used) . This will save time and computational power in 
repeated engagement of inverse modeling when calculating doping profile of 
transistor produced with similar process condition. In addition to that, parameters 
obtained can be used to predict characteristic of transistors with different gate 
length but same process condition. This can be used as an important tool in 
studying short channel effect and optimizing next generation device. 
   
1.2 Previous work done using Inverse modeling technique 
 
 
Previous work of inverse modeling deduce 2D doping profile by relating 
relevant simulated electrical data to it’s experimental counterpart. The general 
idea is to change the 2D doping profile repeatedly in the device simulator through 
the alteration of parameters in the underlying mathematical functions until the set 
of simulated electrical data match that of the experimental one. By matching the 
set of simulated and experimental sub-threshold Id-Vg data, Djmomehri et al for 
example [5], have demonstrated the potential of the inverse modeling technique in 
obtaining insight into the 2D doping profile easily through commercially available 
device simulator and from measurable electrical data. Other approaches to inverse 
modeling technique involve matching different electrical data at the same time 
and using different scheme of mathematical representation for underlying 2D 
doping profile [1,2,4,7]. 
  
The obvious advantage of such approaches is that the process condition of 
the transistor need not be known even though other important settings in the 
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device simulation like topology and gate oxide thickness, etc still has to be 
determined by other means like TEM (Transitional Electronic Microscopy) 
technique and CV (Capacitance-Voltage) calibration. Despite its advantages 
however, the above technique is not without restrictions. Firstly, the 
representation of the initial and final 2D doping profile depends purely on its 
underlying mathematical functions, which is often an approximation without 
physical bases and restricted by the choices available in the device simulator. For 
example in MEDICI, the doping profile can only be represented by Gaussian and 
uniform functions, or a combination of them, and this can be a limitation in 
representing the complex doping profile of modern transistors. While increasing 
the number of Gaussian functions representing, for example, the lateral doping 
profile will enable one to capture a more complex shape of profile, it will at the 
same time increase the number of parameters used significantly. Not only will that 
increase the simulation time, the chance of getting a unique solution is also 
reduced. Other researchers reported using different matching analytical function 
like B-spline function and different device simulator in an effort to give a better 
representation of the final profile [6, 7]. While many choices of mathematical 
functions will result in good match between the simulated and experimental 
electrical data, problem arises when it is hard to judge which of them represent the 
true and unique solution. While initial guess from process simulator can give 
insight to the appropriate mathematical representation to be used, there is no 
guarantee that the same representation will also be suitable for the final profile. To 
add to the problem, due to the fundamentally non-linear dependence of the device 
electrostatics on a specific 2D distribution, the inverse modeling optimization 
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technique can be sensitive to the initial guess for the doping parameterization. In 
the following graph and table, a standard inverse modeling exercise using pure 
device simulation described in [5] is performed on 0.13 micron NMOS using sub-
threshold Id-Vg at different bias as matching data. Gaussian functions are used as 
mathematical representation for doping profile and five different set of results are 
collected when -20%, -10%, 0%, +10% and +20% bias are applied to the initial 
parameters guess respectively. It can be seen in figure 1.1 that the final result is 
dependent on the initial guess. Given the similarly small RMS error at the final 
iteration, it is often hard to determine which profile is indeed the correct and 
unique one when those profiles show different substrate doping in the centre of 
the channel, lateral junction position and slope in transitional region as shown in 
table 1.1 
Table 1.1 Parameters obtained based on traditional inverse modeling exercise using different initial 
guess bias  
 
 
Bias applied to the initial guess -20% -10% 0% 10% 20% 
Net dopant concentration in channel 
/unit per cm cube 9.11E+17 1.09E+18 1.11E+18 7.57E+17 1.02E+18 
Metallurgical junction position from 
center / micron 0.0450 0.0625 0.0400 0.0400 0.0355 
Slope in transitional area / change 
in concentration per micron 6.87E+21 2.19E+22 5.20E+21 5.22E+21 1.05E+22 
Poly affinity 
 4.09 3.99 4.22 4.14 4.02 
RMS Error / % 
 5.18 5.47 5.53 5.56 4.16 
Number of iterations 
 25 11 25 24 25 
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Fig 1.1 Zoom in for net doping concentration along in transitional region under gate oxide using 




Secondly, inverse modeling technique that depends solely on device 
simulation requires broad range of electrical data to be fitted in order to increase 
the accuracy of the doping profile obtained. First generation of inverse modeling 
technique relies on the sensitivity between sub-threshold Id-Vg current and the 
doping profile swept through by the depletion edge. While this ensures the doping 
profile within certain sensitive region to be linked to the correctly chosen 
electrical data, little information is obtained for areas where the electrostatic 
sensitivity is not present. For example, it is hard to obtain information in the high 
concentration source/drain region and part of LDD regions due to the limited 
capability of the gate to deplete the region of carriers under accumulation bias 
Black = 0% bias to initial guess 
Red = +10% bias to initial guess 
Blue = +20% bias to initial guess 
Green = -10% bias to initial guess 
Yellow  = -20% bias to initial guess 
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without oxide breakdown in the first place. To address this problem, subsequent 
modification in inverse modeling technique includes electrical data of different 
nature to extend the sensitive area. For example, gate overlap capacitance was 
added to give additional information to the gate to source/drain overlap doping 
features [8]. It is natural to assume that inclusion of more extensive choices of 
electrical data (for example a combination of sub-threshold Id-Vg and junction 
overlap capacitance) over broad bias range will give a better picture of final 
doping profile, but due to operational limitation of the transistor it is very hard to 
guarantee that every part of the final 2D profile obtained is correlated with 
sensitive electrical data. Not only that the inclusion of extensive electrical data 
gives difficulties in arriving at a satisfactory match between the simulated and 
experimental electrical data, more stringent initial guess and parameterization 
scheme that require repeated trial and error are also needed to achieve satisfactory 
result.  
 
1.3 New inverse modeling approach to be examined in this project 
 
To address the problem mentioned above, another approach to inverse 
modeling technique is examined in this thesis. Bearing in mind that the final 
profile is the result of a large number of individual fabrication processes, physics 
based process simulator and  device simulator are included in the inverse 
modeling exercise. Instead of modeling 2D doping profile with arbitrary 
determined analytical functions, the physics based process simulator gives a way 
to change and restrict the final doping profile within reasonable shape through 
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physical calculation of implantation and diffusion steps. Since parameters with 
underlying physical meanings are used to change the doping profile, a new way to 
gauge the reliability of the final solution, which will be discussed in subsequent 
chapter, is now available. 
             
While the detailed execution of inverse modeling technique varies 
according to the scheme employed by different researchers, its general form 
always involved a way to change the 2D doping profile such that the simulated 
electrical data through device simulation match that of its experimental 
counterparts. The new inverse modeling scheme calibrates 2D doping profile in 
process simulator by changing parameters in physical models used that govern the 
underlying process simulation. While the choice of model and parameters used 
will be discussed fully in chapter two, it is worthy to note that instead of allowing 
the 2D profile to change analytically in device simulator as before, the new 
scheme involves calibrating the 2D profile in process simulator and using the 
device simulator to reflect solely the effect of changed doping profile on that of 
the simulated electrical data. It can be seen in figure 1.2 that the experimental Id-
Vg data has strong sensitivity to doping profile in areas swept by the depletion 
edge through variation of Vds and Vbs bias. Any information on doping profile 
outside the sensitive region obtained through analytical function matching is 
arbitrarily in nature. The new inverse modeling scheme however, through a 
calibrated set of diffusion equations in process simulator that govern final doping 
profile across the whole transistor, can extend the sensitivity of doping profile to 
areas that are not directly related by measured electrical data. 
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Fig 1.2 Illustration of Id-Vg sensitivity where depletion edge is moved by applying different Vds 
and Vbs bias 
 
Since there is no accurate and direct way to measure the 2D doping profile 
of the transistor presently, the uniqueness of the solution obtained from inverse 
modeling exercise becomes extremely important. Two traditional ways of 
securing confidence in solution obtained are by matching related electrical data 
over a broad bias range and possibly of different nature while keeping the error 
between simulated and experimental value to minimum. But due to the non-linear 
correlation between the doping profile and the electrical data, it is hard to 
guarantee that the profile is correct even if the electrical data match. Or perhaps 
more importantly, if two different profiles (possibly resulted from using different 
mathematical representation in the initial guess) give equally good fit in the 
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resultant electrical data, how will one be able to determine which of them is 
correct? By performing inverse modeling exercise using parameters with physical 
meanings, one can possibly gauge the correctness of solution by feeding the value 
obtained into a forward simulation of transistor with same process condition but 
different gate length and check if the result is reproducible. Another way to ensure 
uniqueness is to use the same set of parameters to match electrical data from a 
family of transistors with the same process condition but different gate length at 
the same time. This new methodology of inverse modeling exercise will open 
another way of gauging and ensuring uniqueness which is not available in 
previous version of inverse modeling when the doping profile is represented by 
mathematical function. The reason is that mathematically based parameters are 
not useful when device topology is changed. For instance, it will be meaningless 
to use Gaussian function of the same spread when gate length has changed. 
  
Because of the involvement of multiple transistors and additional process 
simulation, the new approach of inverse modeling method requires significantly 
more computational power and simulation time. Thoughts were given in this 
project to make this approach more time efficient. Discussion will be made in 
subsequent chapters to discuss the utilization of multiple processors and a hybrid 
device/process simulation approach which will keep the time and computational 
power needed to minimum without seriously sacrificing result accuracy. 
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1.4 Organization of the thesis 
 
This thesis is divided into seven chapters with a brief outline for each 
chapter listed as follows. 
 
Chapter one gives a brief introduction to the project, providing a general 
understanding of the new inverse modeling methodology. Care will be taken to 
discuss the difference between the new and traditional inverse modeling 
methodology, motivations and possible benefits of the new approach. 
 
Chapter two gives a review of underlying device physics and discusses the 
theory behind the process and device simulation. Insight will be given on selection 
of appropriate models used in simulation. Due to the large number of related and 
customizable parameters in the simulator, discussion will also be made on how the 
most crucial one is selected for optimization. 
   
Chapter three provides discussion of the mathematics involved in 
optimization. Details will be provided on how optimizers change parameters in 
order to reduce the final RMS error. A brief review will be given on how different 
parts are interfaced in meaningful inverse modeling and the use of multiple 
processors to reduce simulation time. 
 
Chapter four shows inverse modeling results for combined process and 
device simulation using electrical data from a single transistor. Results will be 
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examined for new inverse modeling on transistors with different gate length and 
implant condition to show the robustness and reproducibility of the new method. 
 
Chapter five discusses the combined process/device simulation inverse 
modeling results when electrical data from multiple transistors is used. Effort will 
be made in this chapter to evaluate the reliability of the results. How parameters 
obtained through this method can be used for prediction test will also be 
examined. 
 
Chapter six examines a hybrid approach using limited process simulation 
to save time. Care will be taken to discuss the merits of such approach and the use 
of multiple transistors’ data to enhance the reliability of solution. Test will be 
conducted to show how using data from multiple transistors can reduce influence 
from initial guess to a minimum. Comparison and discussion will be made to 
results obtained from different inverse modeling methodology. 
 
Chapter seven gives a conclusion of the project and some suggestions for 
future work. 
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Chapter Two – Theory 
  
Since the final result depends heavily on the models and parameters 
selected during simulation work, it’s very important to understand what each 
model used in simulation means. It is effect on the final result and the physics of 
different models used will be discussed and examined in this chapter. Given the 
arbitrariness of some models and huge possibilities of process variation, there are 
large numbers of parameters that can be defined and fine-tuned by the user during 
simulation. Obviously it is not possible to let the optimizer calibrate all these 
parameters during inverse modeling considering the incredibly huge amount of 
time needed. Discussion will be done to discuss how the most crucial parameters 
are selected and allowed to change during inverse modeling to correlate the final 
doping profile to the electrical data. Its also shown in this chapter why sub-
threshold Id-Vg is selected as the matching electrical data and how one can deduce 
the doping profile based on such data. 
 
2.1 Physical models in process simulation 
 
One of the main reasons to include process simulation in the inverse 
modeling is to provide a close simulation to physical processes which affect the 
final position of individual dopant. It is obvious that the final doping profile is a 
function of individual process steps like implantation, annealing, etc. Since the 
final 2D doping profile is deduced solely from process simulation, it is important 
that the right settings and correct models are used in the process simulator. 
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 Process condition is known for all sample NMOS used in this project. 
Although the detailed specification for each individual process step cannot be 
discussed here, flow chart in figure 2.1 shows the steps that are being taken into 
consideration during the simulation. Detailed discussion will follow which put 
specific consideration into process step that will significantly affect the final 
doping profile.  
 
 
Fig 2.1 Process steps involved in TSUPREM4 simulation 
 
 Since the focus of this project is on getting the final doping profile, it is 
obvious that special attention should be paid to sensitive steps like implantation 
and subsequent high temperature annealing condition during the process which 
causes significant diffusion of the dopants and thus affects their final position. 
Due to the unavoidable mathematical nature of the inverse modeling 
Initial topology and material initialization 
Pwell implant / diffusion  
VT and Punchthrough implantation / annealing 
Gate oxidation 
Polysilicon deposition / etch 
Shallow trench isolation 
LDD implantation / annealing 
Nitride spacer deposition / etch 
Source/Drain implantation / annealing 
Silicidation / metallization 
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methodology, it is very important to have a close and reasonable initial guess so 
that the final result can be more accurate and algorithm converges quickly. 
Throughout the thesis, increased density of mesh is used in area with rapid change 
in doping concentration to acquire good resolution as shown in figure 2.2. The 
same coordinate scheme is used in all other plots with x = 0 indicating the middle 
of channel. 
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2.1.1 Implantation model selection and modification 
  
The implantation simulation in the process simulator gives a very 
reasonable guess of as-implanted profile if the right model and settings are used. 
In the process simulator TSUPREM4, impurity distributions in a two dimensional 
structure are derived from distributions calculated along vertical lines through the 
structure. The one-dimensional procedures described below are used to find the 
vertical implant distribution along each line [9]. 
 
Each one-dimensional profile is converted to a two-dimensional 
distribution by multiplying by a function of x. The final profile is determined by 
integrating the contributions of all the two-dimensional distributions to the doping 
at each node. If the tilt parameter is nonzero, which happens a few times in our 
case, the lines for the one-dimensional calculation are taken at the specified angle 
from the vertical. The variable u in the discussion that follows then represents the 
distance along the angled line, while the variable x corresponds to distance 
perpendicular to the vertical cut. The vertical distribution along each line is given 
by: 
I (u) = DOSE´ f(u ) --- (2.1) 
Where DOSE is measured in unit per cm square and f(u) is the Dual Pearson 
distribution. The detailed equation of f(u) is described below, with f(u) calculated 
from its spatial distribution moments. These moments take values from the 
implant table as defined in the simulation file according to the implant dose, 
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energy and tilt. The Dual Pearson function f(u), a common mathematical function 
used to describe the shape of doping profile, is defined as: 
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 --- (2.6) 
 
Where Rpa is the range of the amorphous Pearson profile 
           Rpb is the range of the channeled Pearson profile 
           s a is the standard deviation of the amorphous Pearson profile 
                 s b is the standard deviation of the channeled Pearson profile 
 g a is the skewness of the amorphous Pearson profile 
 g b is the skewness of the channeled Pearson profile 
 b a is the kurtosis of the amorphous Pearson profile 
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 b b is the kurtosis of the channeled Pearson profile 
 ratio is the proportion of amorphous profile with respect to that of   
                     channeled profile. 
Rpa, s a,g a, b a, Rpb, s b, g b, b b and ratio are obtained from pre-set implant data 
files in TSUPREM4. For each combination of impurity and material, these files 
contain the distribution moments for a series of acceleration energies in order of 
increasing energy. Iamorphous and Ichanneled are the normalized channeled and 
amorphous Pearson profiles, respectively, ratio is the ratio of the dose of the 
amorphous profile to the total dose and u is the coordinate along the depth. A final 
profile will take the shape as illustrated in figure 2.3 below. 
 
Fig 2.3 Demonstration of profile shape when using dual Pearson representation 
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As for the analytical profile of each dopant used in the process, different 
choices are made according to the dose, energy, tilt and rotation settings in the real 
process to reproduce the as-implanted profile as accurately as possible [10]. The 
following paragraph shows a summary of the implant table used [11-13]: 
 
1: PTUB boron implant - Boron data with extended energy ranges fitted to results 
of amorphous Monte Carlo calculations. 
 
2: Threshold voltage, punch-through and pocket boron implant -Dual-Pearson data 
for boron in <100> silicon with full energy, dose, tilt, and rotation dependence. 
The data for < 5 keV implants were generated by using the Monte Carlo model in 
Taurus Process and Device, calibrated using implanter company Eaton’s data.  
 
3: Threshold voltage control and punch-through BF2 implant - Dual-Pearson data 
for BF2 in <100> silicon with full energy, dose, tilt, and rotation dependence. The 
data for < 5 keV implants were generated by using the Monte Carlo model in 
Taurus Process and Device, calibrated using implanter company Eaton’s data. 
 
4: Halo indium implant – Dual Pearson data for indium in <100> silicon with full 
energy, dose, tilt, and rotation dependence. The 200 keV parameters are based on 
tilt=0 implants, while 300 keV are based on tilt=7 and rotation=30 implants. All 
parameters are extracted from the data generated by Monte Carlo simulations. 
5: LDD and S/D arsenic implant - Dual-Pearson data for arsenic in <100> silicon 
with full energy, dose, tilt, and rotation dependence. 
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6. S/D phosphorous implant - Dual-Pearson data for phosphorus with channeling 
in silicon. 
 
 After getting the one-dimensional profile via the equation and 
methodology described above, the one-dimensional profile is then expanded into 
two-dimensional profile by multiplying it with a Gaussian function [14]. The 
complete implant profile is obtained by summing together the two-dimensional 










-´=  --- (2.7) 
Where n  is the perpendicular distance to the vertical cut line and xs  is the lateral 
standard deviation of the implant profile in the given material and is found by 
interpolation in the implant data file.  
 
 In cases where implant over multiple layers has to be taken into 
calculation, effective range model is used to give reasonable solution [15]. A 
multilayer implant is represented by treating each layer sequentially, starting with 
the top layer in the structure. The impurity distribution I(u) is determined by first 
obtaining the moments from the implant data file for the impurity in the material 
comprising the layer. The distribution I(u-ul+us)is used for the impurity 
distribution within the layer, where 
å=
i
il tu  --- (2.8) 
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The summation is performed over all previously treated layers of the structure 






u  --- (2.9) 
Where Rpi is the first moment of f(u) in layer i, Rp is the first moment of f(x) in 
the present layer, and the summation is performed over all previously treated 
layers of the structure. For layers below the first, the magnitude of the distribution 
is scaled so that the integral I(u) from u=us to u=∞ plus the total dose placed in all 
previously treated layers is equal to the  specified implant dose.  
 
 Knowing that the damage induced during implantation will affect dopant 
diffusion significantly during subsequent high temperature steps and hence the 
final doping profile, care is taken to include an analytical model for the production 
of point defects during ion implantation. The interstitial and vacancy distributions 
created by the implantation are added to any interstitials and vacancies that may 
have existed in the structure prior to implantation. The damage distributions are 
calculated using the model of Hobler and Selberherr in its one-dimensional form 
[16]. This model approximates the damage profiles by combinations of Gaussian 
and exponential functions. The parameters of these functions were chosen to fit 
damage profiles predicted by Monte Carlo simulations over the range of implant 
energies between 1 to 300 keV. Instead of using the original d.plus value, Pelaz’s 
analytical formula is used to calculate d.plus value for damage model in hope of 
taking amorphization into effect. The Pelaz’s model [17] is based on the following 
equation. 
   





plusd +=  --- (2.10) 
Where R is the projected range of the implants in nanometer, E is the implant 
energy in kev and m is the mass of the implanted ion in amu. 
  
The reason of using modified d.plus suggested by Pelaz’s analytical 
function instead of using pre-set TSUPREM model is to account for the fact that 
when each implanted ion displaces a silicon atom and produce an interstitial-
vacancy pair, the recombination of vacancies at the surface leaves an additional 
excess of interstitials, which is accounted for by the factor d.plus. If this 
modification is not made, the model of Hobler and Selberher will wrongly assume 
that concentrations of interstitials and vacancies produced by the impact of 
implanted ions (or recoiling silicon atoms) are equal at every point in the 
structure. The d.plus adjusts the change in concentration of interstitials according 
to the following formula. 
 
CplusdII F D´+=D . --- (2.11) 
 
Where IF is the concentration of interstitials calculated accourding to the Hobler 
and Selberher model and ∆C is the change in concentration of implanted ion. 
 
2.1.2 Diffusion model selection 
 
  
 Since all the relevant dopant and thermal settings of the process are known, 
and the models used in the process and device simulation are assumed to be of 
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reasonable accuracy, the simulated profile can only be optimized by adjusting the 
model parameters of the diffusion equation in order to keep unphysical influence 
on the final profile to minimum. Despite the advancement in TCAD model, there 
exists a number of truly fundamental problems which make calibration-free and 
accurate predictive modeling of diffusion impossible [18]. For example the 
microscopic reactions by which point defects mediate diffusion are still doubtful 
[19-20]. Mechanism of diffusion in heavily doped materials and transient 
diffusion effects still await a complete description. Because of the reasons 
mentioned above, it is hoped that by combining inverse modeling technique and 
sophisticated diffusion model in TSUPREM4, an “effective” diffusion model can 
be optimized to obtain accurate 2D doping profile with maximum underlying 
physical guideline. 
 
 The equations described in this section are used to model diffusion of 
dopant atoms in all materials throughout the project. Using the pd.full model in 
TSUPREM4, the diffusion equation is solved for each impurity present in the 



















-Ñ  --- (2.13) 
 
   
















 is the flux of impurities diffusing with interstitial 
· Dm is the diffusivity of impurities diffusing with interstitial 
· nJ
r
 is the flux of impurities diffusing with vacancy 
· Dn is the diffusivity of impurities diffusing with vacancy 
· Ñ
r
 is the divergence operator 
· C is the concentration of impurities 
· Zs is the charge of ionized impurities 
· q is the electron charge 
· K is the Boltzman’s constant 
· Cm is the concentration of mobile impurities 





M   model the enhancement (or retardation) of diffusion due to 
non- 
 
equilibrium point defects concentrations 
 
· DI.FAC and DV.FAC are the external parameters used in the inverse 
modeling experiment to adjust the “effective” diffusion equation 
· E
r
 is the electric field vector 
 
Cm is used to model the paring of positively charged and negatively charged 
dopant ions [21-23]. This model puts the fact that ion paring of opposite charge 
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reduces the diffusivity of dopant in the simulator. It allows the dependence of the 
impurity diffusivity to be modeled in both n-type and p-type materials. In 
particular, it may reduce the diffusivity of boron in n-type materials without 
introducing a strong increase in diffusivity at high p-type concentrations. 
Cm = Fpd × Cd (for donor) --- (2.15) 
 
Cm=Fpa × Ca (for acceptor) --- (2.16) 
 
Fpd = (1-Np/Nd) --- (2.17) 
 





adadad NNNNNN -W++-W++  --- (2.19) 
Where  
· Cd and Ca are active dopant concentration according to TSUPREM4 
dopant activation model 
· Na and Nd are the total concentration of electrically active acceptor and 
donor 
· W  is the build in parameter from TSUPREM4 depending on the material 
involved 
In insulator and conductor materials, the electric field vector E
r
 is zero during 
process simulation. In semiconductor materials, the electric field is given by 
 
   













ddad nNNNN +-+-  --- (2.21) 
where ni is the intrinsic carrier concentration calculated by TSUPREM4 




N  [24], which are calculated with pre-set TSUPREM4 model. In 
conclusion, the final impurities flux due to diffusion is calculated based on the 
above mentioned model with a multiplicative pre-factor DI.FAC and DV.FAC 
applied. As explained before, the inverse modeling algorithm will be optimizing 
the DI.FAC and DV.FAC parameters for each impurity species so that the final 
simulated electrical data profile matches that of the experimental counterpart. 
 
2.2 Physics behind device simulation 
 
 The device simulator MEDICI used in this project accepts TIF format [25] 
output file from process simulator TSUPREM4. It is important to understand the 
model used in device simulator so that the correct simulated electrical data is 
calculated from the process simulator output.  
  
The device simulator [26] calculates electrical behavior of transistors by 
solving Poisson and current continuity equations: 
sAD NNnpq re --+--=YÑ
-+ )(2  --- (2.22) 
   












¶ rr .1  --- (2.24) 
Where  
· e  is the material permittivity  
· Y is the potential 
· sr is the surface charge density that may be present due to fixed charge in 
insulating materials or  charged interface states 
· p, n, ND and NA are the concentration of hole, electron, donor impurities 
and acceptor impurities respectively 
· Jn and Jp are the current density of electrons and holes respectively 








m  --- (2.26) 
 
n = NcF1/2( )nh  --- (2.27) 
 
p = NvF1/2( )Ph --- (2.28) 
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nh = kT
























2)( --- (2.31) 
Where  
· nm and pm are the mobility of electrons and holes respectively. Since we 
are interested in sub-threshold Id-Vg calculation in the project, the low field 
mobility model is used which calculates mobility based on MEDICI pre-
set values.  
· Dn and Dp are the diffusivity of electrons and holes respectively 
· Nc and Nv are the effective density of states in the conduction and valence 
band respectively 
· Ec and Ev are the energies for the conduction and valence band edges 
respectively 





are calculated according to MEDICI band gap modeling [27] 





 --- (2.32) 
   




 --- (2.33) 
 















AqE totaltotalg ++=D  --- (2.35) 
 
Where A, B and C are pre-set values from MEDICI depending on material used. 
 
It is important to notice that quantum mechanical effect must be accounted 
for when simulating MOSFETs with thin gate dielectrics. In particular, thinner 
oxides and higher substrate doping used in advanced technologies lead to high 
electric fields that can quantize electron motion in the inversion layer. Because the 
carrier distribution shifts away from the surface, the threshold voltage increases 
and the energy level splitting of the band gap, Eg, is modeled by Van Dort 
approximation [29]. Finally, to account for the fact that along insulator-
semiconductor interfaces the carrier mobilities can be substantially lower than in 
the bulk of the semiconductor due to surface scattering, the Lombardi surface 
mobility model [30] is included in the simulation. The basic equation is given by 




m  --- (2.36) 
where 
• sm is total electron or hole mobility accounting for surface effects 
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• acm is mobility degraded by surface acoustical phonon scattering 
• bm is mobility in bulk silicon 
• srm is mobility degraded by surface roughness scattering. 
And srbacs mmmm ,,, are calculated using preset MEDICI value [31] 
 
2.3 Selection of optimizing parameters 
 
It is important to know that many models used in process and device 
simulators incorporate partially physical effects. In other words, while most 
models have sound underlying physics fundamentals, parameters used in these 
models must still be set correctly to give correct physical interpretation and 
simulation result. In fact, if a pure physical and parameters free process simulation 
is possible, then the correct 2D doping profile can be obtained simply via forward 
simulation without any need of inverse modeling exercise. Obviously, this is not 
the case and will never be because of upcoming unknowns involved in new 
process technology and device physics when the transistor’s size continues to 
shrink. Having discussed the relevant physics in process and device simulation in 
previous chapters and knowing the huge number of parameters and models 
involved through the simulation, it is important to choose the most relevant 
parameters used for optimization.  
 
It is clear that process simulation is a computational power demanding 
exercise and that the simulation time will increase linearly with the number of 
parameters used. Hence, in order to make the new inverse modeling exercise 
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feasible and time efficient, care must be taken to pick the most relevant 
parameters. Not only will that give maximum physical relevance to the final 
profile, it will also keep mathematical uncertainty in the result to a minimum 
(increasing number of parameters will increase chance of hitting non-global 
solution; this is a pure mathematical dilemma that cannot be avoided [32].) 
 
After considering the uncertainty in diffusion model, especially in the 
transitional area and the fact that a well calibrated ‘effective’ diffusion model can 
deduce the right doping profile throughout the transistor, the optimization using 
the inverse modeling technique is restricted to tweaking diffusion parameters used 
in the process simulator. This is not to say that other parameters in the simulator 
have zero influence on the final doping profile, rather, repeated experimental 
efforts show that IM (Inverse-Modeling) result are most sensitive to change in 
diffusion pre-factor comparing to other potentially important parameters. And 
successful inverse modeling results based on diffusion parameters shown in 
following chapters shows that an effective value in these diffusion parameters can 
indeed compensate uncertainties in other parameters involved. After considering 
the mechanism of diffusion for different impurity species [18], pre-factor for 
boron diffusion via interstitials, arsenic diffusion via vacancies and indium 
diffusion via interstitials are allowed to change in the inverse modeling. In order 
to account for stepper error during process, a fixed gate length adjustment is also 
optimized and applied to all transistors processed with the same technology. 
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2.4 Selection of matching electrical data 
 
 In inverse modeling, the objective is to find a doping profile such that the 
simulated electrical data matches that of its experimental counterpart. Because of 
that, it is obvious that the electrical data used should be as sensitive to doping 
profile change as possible. Based on work by Zachary et al [1,3], sub-threshold I-
V data of Ids vs (versus) Vgs vs Vbs vs Vds are used for matching. Subthreshold ID 
has an exponential dependence on the threshold voltage, which means that a small 
change in NA will result in a substantial change in ID. This makes the sub-threshold 
ID current extremely sensitive to substrate doping concentrations. VDS variation is 
also strong because the surface potential is determined by the depleted charge 
from the surface to the depletion edge as well as the potential from the drain and 
VBS variation is used to probe the doping concentration in the depth direction. 
Another advantage of using sub-threshold set is that it is easily obtainable and 
does not involve destructive measurement. 
 
 2.5 Conclusion for chapter two 
 
Having discussed the physics behind the simulator, the parameters and 
model used as well as the matching electrical data selection in this chapter, the 
next chapter will be devoted to explain how mathematically the optimizer works 
to minimize RMS error between measured and simulated data, the use of multiple 
processors for fast optimization and the work of pre-inverse modeling calibration 
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to determine some important settings used during subsequent inverse modeling 
work.
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Chapter three – Computational techniques for simulation 
 
  
This chapter will explain how mathematically the optimizer works to 
minimize RMS error between measured and simulated data, the flow of the 
inverse modeling algorithm, the use of multiple processors for fast optimization 
and the work of pre-inverse modeling calibration to determine some important 
settings used during subsequent inverse modeling work. Source code of related 
work will be included in the appendix for reference. 
 
3.1 Mathematical optimization algorithm 
 
 
 It is important to search the parameters vector space systematically so that 
a specific set of parameters that cause the simulated and experimental electrical 
data to match can be found. The original algorithm of the optimizer is developed 
by Ihsan J.Djomehri et al from MIT, using the Levenberg-Marquardt equation 
[5,33] as the main operation algorithm. The Levenburg-Marquardt algorithm finds 
the values of the optimizing parameters vector p  such that the RMS error 
between the simulated and experimental data is minimized. The least square error 





i YpYpF -= å  --- (3.1) 
Where  
· p  = model parameter vector 
· YiSim = ith simulated data point 
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· YiExp = ith experimental data point 
· hi( p  )= YiSim( p ) - YiExp 
To minimize F( p ), 
02 ==Ñ hJF Tp  --- (3.2) 








¶  --- (3.3) 
To find the zeros of gradient of F, apply Newton’s method to reduce the problem 













 --- (3.5) 
 
Matrix H is approximated as  
DJJH T l+» 2  --- (3.6) 
Where D is the matrix with only the diagonal elements of J. 
 
During the initial simulation, l  begins with a large value such that the 
search vector pd is forced to be parallel to the negative of the gradient (direction 
of the steepest descend of F( )p ). If this update leads to a reduction of F ( p ), l  is 
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reduced in the next iteration. The whole process continues until either l or F ( p ) 
falls below a pre-set value. 
  
3.2 Flow of joint process/device simulation 
 
 During inverse modeling, an initial guess of optimizing parameters is fed 
into the process simulator for process simulation. After the process simulation, a 
“software” version of the transistor is produced and recorded using TSUPREM4 
TIF format. This TIF output is then used as input for device simulation. The 
device simulator will then calculate the required electrical data for matching and 
the optimizer will compare the difference between the simulated and experimental 
electrical data. After that, the optimizer will change the optimizing parameters’ 
value and rerun the process and device simulation again. The process will 
continue until a set of parameters that produced the minimum sum square error 
between simulated and experimental data is found. Slight variation will be made 
to the scheme discussed above depending on the inverse modeling methodology 
used and detailed flow chart will be provided in subsequent chapter when different 
inverse modeling approaches are being examined. 
 
Since the time consuming process simulation of multiple transistors is 
necessary, a module is designed to spread process simulation to different work 
stations in order to speed things up. In this way, if for example three transistors 
are used, process simulation for each of them can be done simultaneously on 
different work stations instead of running them one by one. Because of that, time 
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consumed will not increase with the number of transistors used. The following 
flow chart in figure 3.1 shows the general idea on how it works. A detailed 
discussion of the source code and operation settings is included in appendix A. 
Another programming work worth discussing includes an external module written 
to modify the doping profile of a specific region in TIF file according to a pre-
defined mathematical scheme. This part is necessary for the Hybrid-IM exercise 




Fig 3.1 Scheme for multi-processor utilization 
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3.3 Pre-inverse modeling calibration 
 
Since the quantum mechanical effect of carrier quantization in the 
inversion layer is approximated using the Van Dort model [29] instead of solving 
Schroedinger equation, a large area device CV calibration is carried out to find the 
effective gate oxide thickness used in the process simulator. The oxygen pressure 
during the gate oxide deposition simulation is tuned to match the experimental and 
simulated CV curve as shown in figure 3.2. The final effective oxide thickness is 
tuned to 22.5 angstrom. The same setting is used for all subsequent experiment 
since all transistors used are produced with the same process. 
 




























Fig 3.2 CV matching plot for calibration of gate oxide thickness 
 Instead of using the pre-set dopant activation parameters in TSUPREM4, 
source/drain sheet resistance and junction capacitance are used to calibrate 
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parameters used in the activation model and the matching result is shown in table 
3.1. The calculated t.act.0 [9] value for each impurity is again used for subsequent 
process simulation. 
 
Table 3.1 Results for activation model parameters calibration 
 Experimental Value Simulated Value 
Sheet resistance of S/D 6.40e-8  6.47e-8 
Junction capacitance at 
Vsource=0V 
1.55e-7 F/micron square 1.50e-07 F/micron 
square 
 
Junction capacitance at 
Vsource=1.2V 
9.63e-8 F/micron square 1.05e-07 F/micron 
square 
 
 The calibration described above is applied to all simulation work described 
in subsequent chapters. Based on the calibration result, the parameters used in the 
TSUPREM4 file are changed accordingly. In table 3.2 below, a summary of all 
changed parameters are listed. The details of each parameters, their default values 
and underlying equations are explained in reference [9]. 
 
Table 3.2 Tables for refined parameters used in TSUPREM4 process simulation 
  Refined Value 
t.act.0 for first S/D arsenic implantation                   
 
3.430e-16 
t.act.0 for first S/D phosphorus implantation 1.000e-16 
 
t.act.0 for second S/D arsenic implantation                  
 
4.150e-16 
t.act.0 for second S/D phosphorus implantation                  
 
1.000e-16 




Solid solubility of phosphorus ss.conc 1.146e+20 unit/cm3 
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3.4 Conclusion for chapter three 
 
Having discussed the mathematics of the optimizer used, algorithm and 
computational work involved in the new inverse modeling methodology and the 
necessary calibration before inverse modeling exercise in this chapter, the next 
chapter will discuss the result of using joint process/device inverse modeling in 
single transistor with different gate length and implant condition.
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Chapter four – Inverse modeling results for combined process and 
device simulation using single transistor for optimization 
 
 The result of inverse modeling using joint process/device simulation on 
single transistor will be discussed in this chapter. Experiment will be performed 
on transistors with different gate length and implant condition to examine the 
feasibility and reproducibility of the new inverse modeling methodology.  
 
4.1 Methodology explanation 
 
The main advantage of including process simulation is to have a physical 
way of deducing device’s feature like topology and doping profile according to 
their real process condition. Because process condition is included, extra 
information is utilized in addition to related electrical data to give a more accurate 
prediction of final doping profile. As explained in the previous chapter, the sub-
threshold Id-Vg data have high dependence on both lateral (by Vds bias to probe 
short channel effects) and depth wise doping profile (by Vbs bias to change 
depletion depth). In areas where sensitivity is not achieved by matching electrical 
data, the doping profile is determined by the optimized diffusion model in process 
simulator. The flowchart in figure 4.1 shows the new inverse modeling scheme. 
Diffusion pre-factor are optimized in process simulation so that the doping profile 
generated will cause simulated and experimental electrical data to match during 
subsequent device simulation 
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Fig 4.1 Scheme for joint process/device inverse modeling exercise 
 
A pre-calibrated process simulation deck is used (major parameters 
calibrated according to electrical data collected) and extra calibration (as 
discussed in chapter three) is employed to fix the effective oxide thickness and 
activation parameters, etc. In this part of the experiment, a family of NMOS 
transistors with 0.11 micron, 0.12 micron and 0.13 micron gate length produced 
with same process condition is being examined. Extra data from transistors with 
different implantation settings are also examined to check the robustness of the 
new method.  
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4.2 Results of inverse modeling 
 
 Results are listed in table 4.1 below. The factor for each impurity is the 
pre-factor DI.FAC as described in equation 2.13. Gate length bias is allowed for a 
slight adjustment here (<10%) to compensate possible stepper error during 
manufacture. It can be seen from figure 4.2 to figure 4.7 that the fit is generally 
good for different gate/drain/substrate bias for transistor with different gate 
lengths. 
Table 4.1 Results for single transistor inverse modeling 
 
 
0.11µ nmos 0.12µ nmos 0.13µ nmos 
Boron factor 
 
5.2122e+0 8.2627e-1 8.2749e-1 
Arsenic factor 
 
7.9137e+0 6.2779e+0 7.2079e+0 
Indium factor 
 




2.5025e-4 5.0000e-3 3.4569e-3 
Poly-affinity 
 
4.1801e+0 4.1122e+0 4.1404e+0 
Final RMS error 
 
3.5653% 7.8479% 7.1072% 
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Fig 4.2 0.11 micron nmos Id-Vg plot at Vb=0V 
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Fig 4.3 0.11 micron nmos Id-Vg plot at Vb=-1V 
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Fig 4.4 0.12 micron nmos Id-Vg plot at Vb=0V 







-0.06 -0.04 -0.02 0 0.02 0.04 0.06 0.08 0.1 0.12















Fig 4.5 0.12 micron nmos Id-Vg plot at Vb=-1V  
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Fig 4.6 0.13 micron nmos Id-Vg plot at Vb=0V  
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Fig 4.7 0.13 micron nmos Id-Vg plot at Vb=-1V 
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It is noted that the better than 5% RMS error indicates a converged 
solution to the 2D doping profile. Since all three transistors are manufactured with 
identical process condition and the optimizing parameters are deduced from the 
underlying diffusion model, the final parameters from all three transistors should 
have similar values. In fact the results from 0.12µm and 0.13µm transistors are 
within close range, the difference of result in the 0.11µm transistor is probably 
due to the fact that –Vb data set collected from the test machine deviates from the 
normal shape (sub-threshold data do not form parallel lines in log Id-Vg plot). This 
abnormality in original electrical data will cause confusion in the inverse 
modeling and results in a biased result. More about this will be examined in 
chapter five when electrical data from multiple transistors are used simultaneously 
in a single inverse modeling exercise.  
 
Fig 4.8 Lateral surface profile for 0.11 micron nmos and the initial guess 
Dot-Initial guess 
Line-Final profile 
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Fig 4.9 Lateral surface profile for 0.12 micron nmos and the initial guess 
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Fig 4.12 Comparsion of final lateral surface profile in transitional area for nmos Lgate=110nm, 
120nm and 130nm nmos 
 
Black-0.13µ final profile 
Green-0.12µ final profile 
Red-0.11µ final profile 
Black-0.13µ final profile 
Green-0.12µ final profile 
Red-0.11µ final profile 
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 In addition to the small RMS error, it can be seen in figure 4.8 to figure 
4.10 that final profiles are modified by the inverse modeling algorithm in similar 
manner comparing to the initial guess. This coincides with the fact that both 
transistors are created with identical process condition and any misjudgment by 
the original TSUPREM4 simulation should be of identical nature. In figure 4.11 
and 4.12, it can be seen that this family of transistors have similar doping profile 
except that channel profile increases due to merging halos at shorter gate length. 
This is generally the cause of reverse short channel effect observed in short 
channel MOSFETs [33]. 
 
4.3 Results on transistors with different process condition 
 
 To check the robustness and reproducibility of this new inverse modeling 
method, similar experiment has been done with transistors produced with different 
implantation settings as shown in table 4.2. Extra parameters are included in this 
test to reflect the change in phosphorus concentration. Again the results show 
RMS error below 10% between the measured and simulated electrical data as 
displayed in figure 4.13 to figure 4.16. Thus this new methodology applies to 
transistor of different process condition and the final profile is shown in figure 
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Table 4.2 Implantation settings for test wafer 
Original wafer Wafer one 
 
Wafer two   





B:8.70e20:300:0:0 B:8.70e20:300:0:0 B: 8.70e20:300:0:0 
  B:4.60e12:130:0:0 B:4.60e12:130:0:0 B:4.60e12:130:0:0 
VT implant B:5.00e13:60:7:45X4 B:1.00e13:60:7:45X4 B:5.00e13:60:7:45X4 
  skip B:1.00e13:60:7:45X4 skip 
  BF2:3.50e12:40:7:45x4 BF2:1.50e12:40:45x4 BF2:4.00e12:40:7:45x4 
  I:1.00e13:120:7:45x4 I:9.00e12:120:7:45x4 I:1.10e13:120:7:45x4 
Pocket 
implant 
B:5.00e13:12:10:45x4 B:5.00e13:12:10:45x4 B:5.00e13:12:10:45x4 
NLDD 
implant 
As:1.40e15:2:7:45x4 As:1.30e15:2:7:45x4 As:1.50e15:2:7:45x4 
NSD 
implant 
As:6.00e15:45:7:45x4 As:6.00e15:45:7:45x4 As:6.00e15:45:7:45x4 
  P:5.00e14:5:0:0 P:5.00e14:5:0:0 P:5.00e14:5:0:0 
  P:1.50e14:40:0:0 P:1.50e14:40:0:0 P:3.00e13:40:0:0 
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Fig 4.13 Wafer one 0.13 micron nmos Id-Vg plot at Vb=0V 
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Fig 4.14 Wafer one 0.13 micron nmos Id-Vg plot at Vb=-1V 
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Fig 4.15 Wafer two 0.13 micron nmos Id-Vg plot at Vb=0V 
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Fig 4.16 Wafer two 0.13 micron nmos Id-Vg plot at Vb=-1V 
 
 
Fig 4.17 Wafer one lateral surface profile for 0.13 micron nmos 
Dot-Initial guess 
Line-Final profile 
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Fig 4.18 Wafer two lateral surface profile for 0.13 micron nmos 
 
4.4 Conclusion for chapter four 
  
In this chapter, the application of joint process/device inverse modeling on 
single transistor has been demonstrated. Results have been examined for transistor 
with different gate length and implant condition to show the robustness of such 
method. In the next chapter, demonstration will be made on how to extend inverse 
modeling to match electrical data of multiple transistors with a single set of 
parameter to enhance accuracy and reliability. 
Dot-Initial guess 
Line-Final profile 
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Chapter five – Inverse modeling results for combined process and 
device simulation using multiple transistors for optimization 
 
  
 This chapter shows how inverse modeling can be extended to fit electrical 
data from multiple transistors with a single set of parameters. A successful 
application of this increases the chance of getting a unique solution and enables 
inverse modeling to be applied for predictive purposes.  
 
 5.1 Methodology explanation and rationale of approach 
 
 
It has been demonstrated in the previous chapter that process simulation 
based inverse modeling is feasible and produce good results. In order to push this 
methodology to its limits, another approach using electrical data from multiple 
transistors in a single optimization is examined. Since the family of transistors 
used is produced under identical process condition, a single calibrated set of 
effective diffusion model should be able to produce matching simulated and 
experimental electrical data. In other words, if a single set of parameters 
optimized by inverse modeling is able to produce matching data for all three 
transistors of different gate length, there is a good guarantee that the result is 
unique. 
   
 - 67 -   
 
Fig 5.1 Algorithm for multi-transistors optimization 
 
5.2 Results and discussion 
 
The flowchart of the algorithm is shown in figure 5.1 above and the 
settings of the exercise are similar to that described before; the same calibrated 
deck, matching electrical data and optimizing parameters are used. The only 
difference is that a single set of parameters is used for process simulation of all 
three transistors. A multi-processors tracker described in chapter three is used to 
spread simulation to different workstations. After all process simulation is done, 
device simulation is performed to calculate the simulated electrical data; these 
data are then compared by the optimizer. In this experiment, the negative Vb data 
for 0.11 micron transistor is omitted. The reason is that probably due to process 
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limitation (the process is optimized for 0.13 micron technology), the sub-threshold 
Id –Vg data produced deviated from the normal shape (Id-Vg plot under log scale is 
not parallel to each other). Such data will misguide the optimizer and is thus taken 
away. Nonetheless, since data from three transistors are used together, there are 
still enough data points to produce reasonable and representative result. 
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Boron factor 3.8573e+0 
 
Arsenic factor 2.1920e+1 
 
Indium factor 1.3845e+0 
 








The impurity factor described in table 5.1 refers to DI.FAC in equation 
2.13, although the resultant RMS error is higher than when using single 
transistor’s data as matching target. This is quite expected since the error incurred 
is culminative in nature. Since only diffusion model parameters are being 
optimized, the optimizer probably cannot find a set of “effective” parameters 
which give perfect match to all data considering mismatch may be due to 
discrepancy caused by implantation, activation model, etc. Nonetheless, a final 
RMS error of about 18% and reasonable fit shown in fig 5.2 can still be 
considered as reasonable to give a representative 2D doping profile. Confidence in 
the uniqueness of solution is achieved because any non-global solution will not 
cause electrical data from all three transistors to match. From figures 5.3 and 5.4 it 
can be seen that profile from all transistor follows the same pattern confirming the 
fact that they are produced with the same process. Figure 5.5 shows the vertical 
mid-channel doping profile and profile increase due to merging halos in transistor 
with shorter gate length is correctly predicted.  
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Fig 5.3. lateral surface profile for Lgate=110nm, 120nm and 130nm nmos using multiple-
transistors optimization  
 
 
Fig 5.4. lateral surface profile at transitional region for Lgate=110nm, 120nm and 130nm nmos 
using multiple-transistors optimization  
Black - 0.13µ final profile 
Green - 0.12µ final profile 
Red - 0.11µ final profile 
Black - 0.13µ final profile 
Green - 0.12µ final profile 
Red - 0.11µ final profile 
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Fig 5.5 Vertical net doping profile in silicon taken in the middle of the channel for 0.11, 0.12 and 
0.13 micron nmos 
 
Since the diffusion model for individual doping species is calibrated and 
dopant position of each impurity is deduced on a physical basis, it is possible to 
obtain 2D profile of specific impurity through this method. Such advantage is not 
achievable with traditional inverse modeling. In figure 5.6 below, demonstration 
has been made to obtain 2D map of active arsenic doping profile. Profile of other 
impurities like indium or boron can be obtained easily in a similar way provided 
their diffusion model is subjected to inverse modeling calibration. 
 
Black - 0.13µ final profile 
Green - 0.12µ final profile 
Red - 0.11µ final profile 
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X / micron 
Fig 5.6 2D active arsenic profile demonstrating ability to obtain individual dopant profile through 




5.3 Reliability of optimization and test for predictability 
 
 
 In order to demonstrate the uniqueness of solution obtained in this manner 
(inverse modeling using full process/device simulation with electrical data from 
multiple transistors as matching target), another test using the same methodology 
is performed but using only 0.11 and 0.13 micron transistors’ electrical data as 
matching target. If the solution found is unique, the parameters obtained should be 
more or less equal to the parameters set obtained when three transistors’ electrical 
data are used. This assertion is made on the fact that since all three transistors 
have same process condition, only a unique set of diffusion pre-factor can 
compensate the TSUPREM4 diffusion model correctly so that the simulated 
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counterparts. Table 5.2 below shows the result of such comparison. It can be seen 
that they are indeed within close range of each other. All parameters differ by 
<10% except that of the indium pre-factor, its possibly due to different gate length 
bias found by optimizer. This mismatch can possibly be eliminated by using a 
fixed gate length bias in future work when other means like TEM are available to 
determine the stepper error. 
  
 Result with 3 transistors 
are used 
Result when 2 transistors 
are used 
Boron factor 3.8573e+0 3.9967e+0 
Arsenic factor 2.1920e+1 2.3455e+1 
Indium factor 1.3845e+0 1.6222e+0 
Gate length bias / 
micron 
0.0000e+0 3.2620e-3 
Poly-affinity 3.9109e+0 3.9859e+0 
Final RMS error / % 18.56 16.89 
Table 5.2 Results for multiple transistor inverse modeling using two and three transistors’ 
electrical data as matching target 
 
  
 Using the parameters obtained from two transistors inverse modeling in a 
forward process simulation, the doping profile of 0.12 micron NMOS is simulated 
directly with TSUPREM4 and compared to it’s counterpart obtained from inverse 
modeling. It can be seen in figure 5.7 that these two profiles are almost identical. 
Such result not only points out that the solution is unique, it also shows that 
inverse modeling results obtained in this manner can be used for predictive 
purposes (provided that the process condition does not change drastically). Using 
the same output file from TSUPREM4 as input for device simulation, sub-
threshold Id-Vg curves are simulated and compared to the experimental value. It 
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can be seen in figure 5.8 that they match well with each other. Although the match 
is not perfect, it’s much better than using default parameters in the simulator 
which will cause RMS error to be around 150%. Comparing figure 5.7 and 5.8, it 
can be seen that difference between simulated and experimental results are larger 
for Vb = -1V as compared to Vb = 0V. Same observation can be made in figure 5.2 
when data for three transistors are used simultaneously for matching. This may be 
due to the nature of optimizer to give priority in matching data with bigger value 
so as to minimize the sum of RMS error (for same NMOS, Id at Vb = 0V is bigger 
than Id at Vb = -1V). 
 
 




Square - 0.12µ profile from IM 
using three transistors 
Line - 0.12µ profile from 
process simulation using 
parameters found in IM with 
two transistors 
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Fig 5.8 IdVg curves of 0.12 micron nmos at different substrate bias comparing experimental data 
and predicted data using parameters found by two transistors IM 
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5.4 Conclusion for chapter five 
  
In this chapter, the technique of matching multiple transistors’ electrical 
data with a single parameter set has been demonstrated. It is shown that such 
method provides good solution to the uniqueness problem that troubles traditional 
inverse modeling using only device simulation. Because of the physical nature in 
defining the final doping profile through calibrated diffusion equations of 
individual impurity, 2D doping profile of each doping species can now be 
obtained. Based on the same reason, parameters obtained can now be used for 
predictive purpose provided the process condition is not changed significantly.  
 Despite the advantages described above, repeated process simulation in the 
inverse modeling exercise can take a very long time to complete (comparing to 
traditional inverse modeling that can be competed within one day with a 2 GHz 
processor, the new inverse modeling needs one to two weeks before result is 
generated). In order to solve this problem, a hybrid process/device inverse 
modeling technique which uses minimum process simulation will be described in 
next chapter.
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Chapter six – Hybrid approach using data from multiple 
transistors for fast Optimization 
 
 In the previous chapter, an inverse modeling method using full process 
optimization on multiple transistors has been demonstrated. However, due to the 
repeated execution of a lengthy process simulation, huge amount of time and 
computational power are needed. Knowing that a good initial guess (meaning the 
initial profile and final profile are of minimum difference) and simultaneous 
match of multiple transistors’ electrical data will both enhance uniqueness, an 
inverse modeling approach using limited process simulation for fast optimization 
is discussed here. 
 
6.1 Rationale, methodology and possible benefit 
  
As discussed in chapter one, inverse modeling result based on pure device 
simulation can be dependent on initial guess. Because of extra degrees of freedom 
due to setting doping profile with mathematical representation (often results in 
more than ten parameters to be optimized), the optimizer will just come up with a 
solution of minimum RMS error without following any physical guideline. In 
order to come up with an inverse modeling methodology with reasonable physical 
guideline that is time effective, a hybrid approach using limited process simulation 
is being examined. 
  
 Knowing that the profile generated with process simulator using the 
calibrated deck is of reasonable accuracy (this can be confirmed by the fact that 
most simulators can predict on-state characteristic within 20% error) and most 
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error comes from miscalculation of doping profile in the transitional area (no 
direct calibration possible and diffusion mechanism largely unknown), a forward 
process simulation resulting in a TIF file containing doping information is first 
generated and used as initial guess. After that two Gaussian profiles with 
adjustable parameters representing n- dopant and p+ dopant are then mapped to 
the transitional area through an external program as compensation to simulator 
error. The parameters used to define the Gaussian profile are then optimized by 
inverse modeling until the simulated and experimental electrical data are matched. 
The advantage of such an approach is that an initial guess of reasonable accuracy 
is used and only doping profile in the area of uncertainty is being optimized. Since 
profile information outside the transitional area remains unchanged, subsequent 
modification due to Gaussian profile mapping will be restricted to a limited 
extent. Although mathematical representation is used, a single set of parameters 
matching data from multiple transistors reduced the chance of hitting non-global 
solution to minimum. This is possible since from previous result, it is observed 
that transistors produced with the same process have approximately the same 
transitional slope despite difference in gate length. Hence by allowing some 
flexibility a single set of compensation scheme defined by Gaussian profile may 
be able to obtain multiple transistor fit. Since time consuming process simulation 
is performed only once at the beginning to obtain the initial guess, the whole 
process takes a much shorter time to finish. Subsequent experiment shows that 
such approach will yield result mostly within one day and is seven to fourteen 
times faster than inverse modeling using full process simulation.  
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6.2 Discussion of results 
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Fig 6.1 Experimental and simulated Id-Vg plot for 0.11, 0.12, 0.13 micron nmos using hybrid 
inverse modeling method  
  
This method produces reasonable result with RMS error in the 15% range 
as shown in fig 6.1, the profile in fig 6.2 and 6.3 shows similar shape confirming 
the fact that all three transistors are produced with similar process condition. The 
time needed is reduced by a factor of about 14 comparing to inverse modeling 
with full process simulation. 
 
 
Fig 6.2 Surface lateral profile result of 0.11, 0.12 and 0.13 micron nmos using hybrid 
inverse modeling 
Black - 0.13µ final profile 
Green - 0.12µ final profile 
Red - 0.11µ final profile 
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Fig 6.3 Surface lateral profile result in the transitional area of 0.11, 0.12 and 0.13 micron 
nmos using hybrid inverse modeling 
 
6.3 Uniqueness of optimization result 
 
 Although time needed is greatly reduced by the hybrid approach described 
above, the representation of mapping profile by pure mathematical functions 
becomes unavoidable.  It is important to check if inclusion of electrical data from 
multiple transistors and the use of single parameters set for fitting indeed restrict 
the chance of hitting non-global solution.  
 
 In order to probe the uniqueness problem described in the paragraph 
above, five sets of hybrid inverse modeling exercises are performed using 
different initial gauss for the Gaussian map function. In figure 6.4 results of the 
final profile are shown when Gaussian profile with -20%, -10%, 0%, +10% and 
+20% bias is mapped to the transitional area of the same TSUPRE4 file as initial 
Black - 0.13µ final profile 
Green - 0.12µ final profile 
Red - 0.11µ final profile 
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guess. Note that it is most representative to compare the profile of 0.13 micron 
transistor since the process is optimized for 0.13 micron technology. As can be 
seen in figure 6.4 and the zoom in plot in figure 6.5, the final profile is almost 
identical to each other with only slight discrepancy in the middle of the channel. 
Comparing that to traditional inverse modeling result in figure 1.1, it is obvious 
that the new hybrid inverse modeling method is much less dependent on initial 
guess. Although slight discrepancy is presented showing mathematical uncertainty 
involved in hybrid inverse modeling cannot be completely removed, less than 5% 
variation in the final profile comparing to the huge bias applied to the initial guess 
proves that the result is reasonable. 
 
Fig 6.4. Surface lateral profile result in the transitional area of 0.13 micron nmos using hybrid 
inverse modeling with different bias applied to the initial Gaussian mapping profile 
 
Blue = 0% bias to Gaussian parameters 
Green = +10% bias to Gaussian parameters 
Yellow = +20% bias to Gaussian parameters 
Red = -10% bias to Gaussian parameters 
Black = -20% bias to Gaussian parameters 
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Fig 6.5 Zoom in plot for figure 6.4 at around the metallurgical junction 
 
Since output from the TSUPREM4 process simulator is used to form part 
of the initial guess and as a “basis” on which change of profile by Gaussian 
mapping is applied to match the electrical data, it is important to know if 
discrepancy of doping information in TSUPREM4 file will affect final result (i.e. 
it is known for sure that some doping profile information in the TSUPREM4 file 
is not correct, will this error affect the final profile? Or if the hybrid IM method is 
robust enough to apply correct Gaussian mapping so that such error is properly 
compensated?). To investigate this issue, the TIF modifier described in chapter 
three and appendix B is used to adjust doping information in the transitional area 
of TSUPREM4 output. Five sets of hybrid inverse modeling exercises are 
performed with 0%, -15%, -30%, -45% and -60% bias applied to the net doping 
concentration in the transitional area of TSUPREM4 outputs. These adjusted 
Blue = 0% bias to Gaussian parameters 
Green = +10% bias to Gaussian parameters 
Yellow = +20% bias to Gaussian parameters 
Red = -10% bias to Gaussian parameters 
Black = -20% bias to Gaussian parameters 
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outputs are then compensated by Gaussian mapping optimized through hybrid 
inverse modeling method to obtain the final doping profile. Again the profile from 
0.13 micron nmos is used for comparison since the process is optimized for 0.13 
micron technology. It can be seen from figure 6.6 and 6.7 below that the resultant 
profile are almost identical, proving that the hybrid inverse modeling method is 
robust enough to compensate error incurred in the doping profile during un-
calibrated process simulation and reach a unique final profile. Comparing figure 
6.5 and figure 6.7, it can be observed that error in the channel doping profile is 
much less when initial guess bias is applied on doping concentration instead of 
doping profile shape. Such observation implies that the optimizer has a higher 
chance of getting unique solution with good initial guess in terms of doping 
profile shape (for example, transitional region well defined to represent the correct 
metallurgical junction length). This is the main reason that using doping profile 
from process simulation is better than using arbitrary profile defined by simple 
mathematical representation in device simulator as initial guess. 
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Fig 6.6 Surface lateral profile result in the transitional area of 0.13 micron nmos using hybrid 
inverse modeling with different bias applied to the initial tsuprem4 base profile 
 
 
Fig 6.7 Zoom in plot for figure 6.6 at around the metallurgical junction 
 
Black = 0% bias to net doping profile in transitional area 
Red = -15% bias to net doping profile in transitional area  
Blue = -30% bias to net doping profile in transitional area  
Green = -45% bias to net doping profile in transitional area  
Yellow = -60% bias to net doping profile in transitional area  
Black = 0% bias to net doping profile in transitional area 
Red = -15% bias to net doping profile in transitional area  
Blue = -30% bias to net doping profile in transitional area  
Green = -45% bias to net doping profile in transitional area  
Yellow = -60% bias to net doping profile in transitional area  
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6.4 Comparison of results from different inverse modeling method  
  
 It is obvious that inverse modeling using single transistor’s electrical data 
can be performed easily with one work station. Time is being saved since only one 
set of electrical data is needed to be measured. Its counterpart using multiple 
transistors’ electrical data on the other hand can give better confidence in 
solution’s uniqueness although more computational power is needed for extra 
process simulation. At the same time, only parameters obtained through multiple 
transistors inverse modeling can be used for predictive purposes. The Hybrid 
method provides a good alternative when time and computer availability is a 
concern by cutting down the simulation time by a factor of about 10. The 
shortcoming is that 2D profile of individual impurity cannot be obtained in such 
way since the method is not purely physical. At the same time, mathematical 
uncertainty is unavoidably incurred since part of the final profile is influenced by 
Gaussian mapping. 
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Fig 6.6 Comparison of lateral surface profile for 0.13nmos found by different inverse modeling 
methodology 
 
Fig 6.7 Zoom in plot for figure 6.6 in the transitional area. 
  
Line - IM result from full process/device optimization using multiple transistor ET data as 
matching target 
Triangle - IM result from full process/device optimization using single transistor ET data as 
matching target 
Square – Hybrid IM result multiple transistor ET data as matching target 
Line - IM result from full process/device optimization using multiple transistor ET 
data as matching target 
Triangle - IM result from full process/device optimization using single transistor ET 
data as matching target 
Square – Hybrid IM result multiple transistor ET data as matching target 
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The profile of 0.13 micron NMOS is used for comparison since the 
process is optimized for 0.13 micron technology. As can be seen in figure 6.6 and 
6.7, results using single transistor’s electrical data as matching target differ from 
the results obtained through simultaneous match of electrical data from multiple 
transistors significantly in terms of channel profile value and metallurgical 
junction position. This clearly highlights the importance of using electrical data 
from transistors of different gate length simultaneously to get unique solution. The 
results from hybrid inverse modeling closely resemble that of full process 
simulation inverse modeling using multiple transistors in terms of shape and value. 
The discrepancy in metallurgical junction position and lateral shift of the profile is 
probably because gate length bias to cover stepper error is not being optimized in 
the Hybrid method (not possible without repeated process simulation to change 
device topology). As discussed in the previous chapter, the result will be much 
better if other ways to determine stepper error are available (like TEM picture) 
and a fixed gate length bias is known.  
 
To further investigate this matter, 2D net doping profiles of 0.13 micron 
NMOS obtained from different inverse modeling method are shown below in 
figure 6.8 to 6.10 for comparison. All plots show the same area for fair 





   
 - 90 -   
 
 












X / micron 
X / micron 
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Fig 6.10 2D net doping profile for 0.13 micron nmos obtained from hybrid IM method 
 
 Comparing figure 6.8 to 6.9, it can be seen that process simulation based 
inverse modeling method yields similar result. However, comparing figure 6.9 to 
6.10, it can be seen that 2D profile obtained from hybrid inverse modeling method 
shows very different characteristic. A possible explanation is that the substrate and 
drain bias used is not strong enough to provide necessary sensitivity in the vertical 
and lateral direction. Because of that, in area not swept by the depletion edge 
through drain and substrate bias, the doping profile will just take an arbitrary 
value depending on the Gaussian parameters obtained from the optimizer. This is 
very different from process simulation based inverse modeling where the full 2D 
doping profile is deduced through a well calibrated physical diffusion model. 
Nonetheless, from figure 6.6 and 6.7, it can be seen that hybrid inverse modeling 




X / micron 
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where there is a direct correlation between underlying profile and the matching 
electrical data. This is especially true when time and computational power are the 
main concern. 
 
6.5 Conclusion for chapter six 
 
 It can be seen in this chapter that a hybrid inverse modeling method using 
minimum process simulation is possible. The use of doping profile from physical 
process simulation as the “base” profile and simultaneous match of multiple 
transistors’ electrical data make final result relatively independent on initial guess 
comparing to traditional inverse modeling method. Such method can give good 
confidence to the uniqueness of solution found while cutting down simulation 
time significantly. Comparison of results obtained from different inverse modeling 
method and their relative merits and disadvantages are also being discussed. 
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Chapter seven – Conclusion 
 
 7.1 Summary of project  
 
By integrating process simulation in the work and including data from 
multiple transistors in a single simulation, a new approach in inverse modeling 
methodology has been examined. 
 
 The major aim of the project is to reduce arbitrary mathematical influence 
on inverse modeling result to a minimum and give maximum physical correlation 
on the final iteration result base on process condition. In chapter four, it has been 
demonstrated that process simulation based inverse modeling is possible and 
optimization space can be thus restricted to a physically reasonable area through 
the inclusion of relevant process model. Instead of using electrical data of 
different nature and huge bias range, sensitivity can be achieved by correlating 2D 
profile to a well optimized diffusion model. 
 
 In chapter five, enhanced inverse modeling methodology based on 
electrical data from multiple transistors has been examined. A single set of 
parameters optimized in this way guarantee maximum uniqueness and the 2D 
profile's accuracy. Subsequent prediction test has confirmed this idea and 
examined how parameters obtained can be used for process simulator calibration 
and as a back check for solution uniqueness. Also 2D profile of any individual 
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impurity species, which cannot be deduced from traditional inverse modeling, can 
be obtained now with this new methodology. 
 
 Chapter six demonstrates a way to combine process/device simulator for 
fast optimization. This method is particularly useful when calculation time is a 
major concern. Although such method is not purely physically based, subsequent 
test shows that reasonable immunity to initial guess changes is obtained through 
matching electrical data from multiple transistors and using doping profile from 
process simulation as an initial guess. Such method can reduce time needed by a 
factor of about 13 ( hybrid IM finished within one day on a Sun station with 2Ghz 
processor while full process/device IM takes one to week to finish depending on 
the number of iterations needed) comparing to it’s full process/device inverse 
modeling counterpart described in chapter 5. A comparison of results obtained 
from different inverse modeling method and their relative merits and 
disadvantages are also being discussed in chapter six. 
 
 In conclusion, this project shows how process simulator can be included in 
inverse modeling exercise to give maximum physical basis to the solution 
obtained. Uniqueness issue has been solved by including electrical data from 
multiple transistors in a single optimization. The project has also demonstrated the 
potential of using new inverse modeling methodology for predictability test and 
calculation of 2D doping profile of individual impurity species. 
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7.2 Suggestions for future work 
 
 Due to time and computational power constraint, only parameters that are 
most relevant are being examined. It is highly possible that inclusion of extra 
relevant parameters will enhance the accuracy of the final result. At the same time, 
electrical data of different nature can also be used together to enhance sensitivity.  
 
In the realm of process simulation, new and improved models are 
emerging everyday. The use of such models will definitely make the simulation 
more physical and accurate.  
 
Lastly, although effort has been made to spread simulation work to 
multiple workstations, the maximum number of processors that can be used is 
restricted to the number of transistors being simulated. Modification can be made 
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The following source code defines the simple program that spread process 




















echo "cd /proj2/pg/p06978u/avegatelll" 
sleep 1 
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do 
 if test ! -r final011 
 then 
  echo "file one not ready" 
  sleep 10 
 else 
  echo "file one ready" 
  sleep 10 















  double idrain, vgatec, dummyv, vgate; 
  char line1[150], line2[150], dummy[20], test[20], dummy1[20], dummy2[20]; 
  int count1, count2, count3, fileno, count4; 
  FILE *fin1; 
  
  //define file names here 
  static char *names[18]={ 
   "aVd1.0E-02Vb0", 
   "aVd0.21Vb0", 
   "aVd0.31Vb0", 
   "bVd1.0E-02Vb0", 
   "bVd0.31Vb0", 
   "bVd0.61Vb0", 
   "cVd1.0E-02Vb0", 
   "cVd0.31Vb0", 
   "cVd0.61Vb0", 
   "aVd1.0E-02Vb-1", 
   "aVd0.21Vb-1", 
   "aVd0.31Vb-1", 
   "bVd1.0E-02Vb-1", 
   "bVd0.31Vb-1", 
   "bVd0.61Vb-1", 
   "cVd1.0E-02Vb-1", 
   "cVd0.31Vb-1", 
   "cVd0.61Vb-1", 
   




  static char *enames[18]={ 
   "AeVd1.0E-02Vb0", 
   "AeVd0.21Vb0", 
 "AeVd0.31Vb0", 
 "BeVd1.0E-02Vb0", 
   "BeVd0.31Vb0", 
 "BeVd0.61Vb0", 
 "CeVd1.0E-02Vb0", 
   "CeVd0.31Vb0", 
 "CeVd0.61Vb0", 
 "AeVd1.0E-02Vb-1", 
   "AeVd0.21Vb-1", 
 "AeVd0.31Vb-1", 
 "BeVd1.0E-02Vb-1", 
   "BeVd0.31Vb-1", 
 "BeVd0.61Vb-1", 
 "CeVd1.0E-02Vb-1", 
   "CeVd0.31Vb-1", 
 "CeVd0.61Vb-1", 
 }; 
    
  
  //define number of files here 
  fileno=18; 
     
  // read in data 
   
  for(count4=0; count4<=fileno; count4++) 
  {  
   fin1 = fopen(names[count4], "r"); 
  fgets(line1, 150, fin1); 
 fgets(line1, 150, fin1); 
 fgets(line1, 150, fin1); 
 for (count1=1; count1<=22; count1++)  
  { 
   fgets(line1, 150, fin1); 
  } 
  
  // arrange data 
      
     vgatec=-0.05; 
     count1=0; 
     count2=1; 
        while (!feof(fin1)) 
        { 
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         count2=count2+1; 
         fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy);  
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s", &dummy, &dummy, &dummy); 
  fscanf(fin1, "%s", &dummy); 
        } 
         
 fclose(fin1);  
 count2=count2-3; 
    
    fin1 = fopen(names[count4], "r"); 
    
  fgets(line1, 150, fin1); 
 fgets(line1, 150, fin1); 
 fgets(line1, 150, fin1); 
 for (count1=1; count1<=22; count1++)  
  { 
   fgets(line1, 150, fin1); 
  } 
  
  // arrange data 
      
     vgatec=-0.05; 
     count1=1; 
        for (count3=0;count3<=count2;++count3) 
        { 
         fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy1, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy);  
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
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  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, 
&dummy2, &dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s %s %s %s", &dummy, &dummy, &dummy, 
&dummy, &dummy, &dummy); 
  fscanf(fin1, "%s %s %s", &dummy, &dummy, &dummy); 
  fscanf(fin1, "%s", &dummy); 
  vgate=atof(dummy1); 
  idrain=atof(dummy2); 
  if (fabs(vgatec-vgate)<=0.0001) { 
                 if (count1==1) { 
                  FILE *fout1 = fopen(enames[count4], "w"); 
                  fprintf(fout1, "%e %e\n",vgate, idrain); 
                  ++count1 ; 
                  vgatec=vgatec+0.05; 
                  fclose(fout1); 
                  } 
                        else { 
                  FILE *fout1 = fopen(enames[count4], "a"); 
                  fprintf(fout1, "%e %e\n",vgate, idrain); 
                  vgatec=vgatec+0.05; 
                  fclose(fout1); 
                  } 
   } 
        } 
 fclose(fin1); 
    } 
} 
 
An output file created by process simulator named finalxxx is used as tracker. 
After process simulation is done, this finalxxx will be generated to indicate that 
the simulation is over. "runxxx" will than start a new simulation in a pre-defined 
work station. The whole process will continue until inverse modeling is finished. 
The “arrange" module is used to arrange data from medici output file into a format 
that is recognized by the inverse modeling algorithm. Detail operation of the 
whole inverse modeling package in explained in reference [5] appendix A.
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Appendix B – Algorithm and source code of TIF file modification 
 
The following source code describes the program that is used to modify the TIF 
file from tsuprem4. 
 









  float newnet, factora, factorb, factorc; 
  double xmin, xmax, ymina, ymaxa, yminb, ymaxb, yminc, ymaxc, xcomp, ycomp; 
  char lin1[500], dummy[30], dummy1[30], dummy2[30], dummy3[30], 
dummy4[30], dummy5[30], dummy6[30], dummy7[30], dummy8[30], 
dummy9[30], dummy10[30], dummy11[30], dummy12[30], dummy13[30], 
dummy14[30], dummy15[30], dummy16[30], dummy17[30], dummy18[30], 
dummy19[30], dummy20[30], dummy21[30], dummy22[30], dummy23[30], 
dummy24[30], dummy25[30], dummy26[30], dummy27[30], dummy28[30], 
dummy29[30], dummy30[30], compare[10]; 
  int count1, count2, count3, count4, mark[30000], index; 
  static char *names[5]={ 
   "final013", 
   "final013am", 
   "callone", 
   "calltwo", 
   "callthree", 
   }; 
  FILE *fin1, *fin2, *fin3, *fin0; 
  xmin=0.030554; 
  xmax=0.1972; 
  ymina=0.029058; 
  ymaxa=0.031531; 
  yminb=0.031531; 
  ymaxb=0.06294; 
  yminc=0.06294; 
  ymaxc=0.5; 
   
  // read in factor 
    
   fin1=fopen(names[2],"r"); 
   fscanf(fin1, "%e", &factora); 
   fclose(fin1); 
    
   fin2=fopen(names[3],"r"); 
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   fscanf(fin2, "%e", &factorb); 
   fclose(fin2); 
    
   fin0=fopen(names[4],"r"); 
   fscanf(fin0, "%e", &factorc); 
   fclose(fin0); 
 
   //for square one  
  // read in no of data line  
    
   for (count1=0;count1<=30000;++count1) 
   { 
    mark[count1]=0; 
   } 
    
   fin1=fopen(names[0],"r"); 
   count1=0; 
   while (!feof(fin1)) 
        {  
         fgets(lin1, 500, fin1); 
         printf("%c\n",lin1[0]); 
         count1=count1+1; 
        } 
        fclose(fin1); 
         
 fin1 = fopen(names[0], "r"); 
   fgets(lin1, 500, fin1); 
   fin2 = fopen(names[1], "w"); 
        fprintf(fin2, "%s",lin1); 
        fclose(fin2); 
  
// Mark the index node for modification 
  
 count3=1; 
 fin2 = fopen(names[1], "a");  
 for (count2=0; count2<=count1-3;++count2) 
        {  
  fgets(lin1, 500, fin1); 
         if (lin1[0]=='c') { 
          sscanf(lin1,"%s %s %s %s %s", &dummy, &dummy3, 
&dummy1, &dummy2, &dummy); 
          xcomp=atof(dummy1); 
   ycomp=atof(dummy2); 
   if (fabs(xcomp)<=xmax && fabs(xcomp)>=xmin && 
ycomp<=ymaxa && ycomp>=ymina) { 
    index=atof(dummy3); 
    mark[count3]=index; 
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    printf("%d %s %s\n",mark[count3], 
dummy1,dummy2); 
    count3=count3+1; 
    }   
   fprintf(fin2, "%s",lin1);          
          }   
 // Apply modification change 
    
         else if (lin1[0]=='n') { 
          sscanf(lin1,"%s %s %s %s %s %s %s %s %s %s %s %s %s 
%s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %e %s", &dummy1, 
&dummy2, &dummy3, &dummy4, &dummy5, &dummy6, &dummy7, &dummy8, 
&dummy9, &dummy10, &dummy11, &dummy12, &dummy13, &dummy14, 
&dummy15, &dummy16, &dummy17, &dummy18, &dummy19, &dummy20, 
&dummy21, &dummy22, &dummy23, &dummy24, &dummy25, &dummy26, 
&dummy27, &dummy28, &newnet, &dummy30);  
          for (count4=1; count4<=count3; ++count4) { 
           if (atof(dummy2)==mark[count4]) { 
            newnet=newnet*factora; 
            fprintf(fin2, "%s %s %s %s %s %s %s %s 
%s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %e 
%s\n",  dummy1, dummy2, dummy3, dummy4, dummy5, dummy6, dummy7, 
dummy8, dummy9, dummy10, dummy11, dummy12, dummy13, dummy14, 
dummy15, dummy16, dummy17, dummy18, dummy19, dummy20, dummy21, 
dummy22, dummy23, dummy24, dummy25, dummy26, dummy27, dummy28, 
newnet, dummy30); 
           goto ok; 
           } 
          } 
         fprintf(fin2, "%s",lin1); 
         ok: { 
             } 
               }  
         else {  
          fprintf(fin2, "%s",lin1); 
              } 
        } 
        fclose(fin2); 
        fclose(fin1); 
        fclose(fin0); 
         
        //for square two 
        // read in no of data line  
    
   for (count1=0;count1<=30000;++count1) 
   { 
    mark[count1]=0; 
   } 
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   fin1=fopen(names[0],"r"); 
   count1=0; 
   while (!feof(fin1)) 
        {  
         fgets(lin1, 500, fin1); 
         printf("%c\n",lin1[0]); 
         count1=count1+1; 
        } 
        fclose(fin1); 
         
 fin1 = fopen(names[0], "r"); 
   fgets(lin1, 500, fin1); 
   fin2 = fopen(names[1], "w"); 
        fprintf(fin2, "%s",lin1); 
        fclose(fin2); 
  
// Mark the index node for modification 
  
 count3=1; 
 fin2 = fopen(names[1], "a");  
 for (count2=0; count2<=count1-3;++count2) 
        {  
  fgets(lin1, 500, fin1); 
         if (lin1[0]=='c') { 
          sscanf(lin1,"%s %s %s %s %s", &dummy, &dummy3, 
&dummy1, &dummy2, &dummy); 
          xcomp=atof(dummy1); 
   ycomp=atof(dummy2); 
   if (fabs(xcomp)<=xmax && fabs(xcomp)>=xmin && 
ycomp<=ymaxb && ycomp>=yminb) { 
    index=atof(dummy3); 
    mark[count3]=index; 
    printf("%d %s %s\n",mark[count3], 
dummy1,dummy2); 
    count3=count3+1; 
    }   
   fprintf(fin2, "%s",lin1);          
          }   
 // Apply modification change 
    
         else if (lin1[0]=='n') { 
          sscanf(lin1,"%s %s %s %s %s %s %s %s %s %s %s %s %s 
%s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %e %s", &dummy1, 
&dummy2, &dummy3, &dummy4, &dummy5, &dummy6, &dummy7, &dummy8, 
&dummy9, &dummy10, &dummy11, &dummy12, &dummy13, &dummy14, 
&dummy15, &dummy16, &dummy17, &dummy18, &dummy19, &dummy20, 
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&dummy21, &dummy22, &dummy23, &dummy24, &dummy25, &dummy26, 
&dummy27, &dummy28, &newnet, &dummy30);  
          for (count4=1; count4<=count3; ++count4) { 
           if (atof(dummy2)==mark[count4]) { 
            newnet=newnet*factorb; 
            fprintf(fin2, "%s %s %s %s %s %s %s %s 
%s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %e 
%s\n",  dummy1, dummy2, dummy3, dummy4, dummy5, dummy6, dummy7, 
dummy8, dummy9, dummy10, dummy11, dummy12, dummy13, dummy14, 
dummy15, dummy16, dummy17, dummy18, dummy19, dummy20, dummy21, 
dummy22, dummy23, dummy24, dummy25, dummy26, dummy27, dummy28, 
newnet, dummy30); 
           goto ok1; 
           } 
          } 
         fprintf(fin2, "%s",lin1); 
         ok1: { 
             } 
               }  
         else {  
          fprintf(fin2, "%s",lin1); 
              } 
        } 
        fclose(fin2); 
        fclose(fin1); 
        fclose(fin0); 
         
        //for square three 
        // read in no of data line  
    
   for (count1=0;count1<=30000;++count1) 
   { 
    mark[count1]=0; 
   } 
    
   fin1=fopen(names[0],"r"); 
   count1=0; 
   while (!feof(fin1)) 
        {  
         fgets(lin1, 500, fin1); 
         printf("%c\n",lin1[0]); 
         count1=count1+1; 
        } 
        fclose(fin1); 
         
 fin1 = fopen(names[0], "r"); 
   fgets(lin1, 500, fin1); 
   fin2 = fopen(names[1], "w"); 
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        fprintf(fin2, "%s",lin1); 
        fclose(fin2); 
  
// Mark the index node for modification 
  
 count3=1; 
 fin2 = fopen(names[1], "a");  
 for (count2=0; count2<=count1-3;++count2) 
        {  
  fgets(lin1, 500, fin1); 
         if (lin1[0]=='c') { 
          sscanf(lin1,"%s %s %s %s %s", &dummy, &dummy3, 
&dummy1, &dummy2, &dummy); 
          xcomp=atof(dummy1); 
   ycomp=atof(dummy2); 
   if (fabs(xcomp)<=xmax && fabs(xcomp)>=xmin && 
ycomp<=ymaxc && ycomp>=yminc) { 
    index=atof(dummy3); 
    mark[count3]=index; 
    printf("%d %s %s\n",mark[count3], 
dummy1,dummy2); 
    count3=count3+1; 
    }   
   fprintf(fin2, "%s",lin1);          
          }   
 // Apply modification change 
    
         else if (lin1[0]=='n') { 
          sscanf(lin1,"%s %s %s %s %s %s %s %s %s %s %s %s %s 
%s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %e %s", &dummy1, 
&dummy2, &dummy3, &dummy4, &dummy5, &dummy6, &dummy7, &dummy8, 
&dummy9, &dummy10, &dummy11, &dummy12, &dummy13, &dummy14, 
&dummy15, &dummy16, &dummy17, &dummy18, &dummy19, &dummy20, 
&dummy21, &dummy22, &dummy23, &dummy24, &dummy25, &dummy26, 
&dummy27, &dummy28, &newnet, &dummy30);  
          for (count4=1; count4<=count3; ++count4) { 
           if (atof(dummy2)==mark[count4]) { 
            newnet=newnet*factorc; 
            fprintf(fin2, "%s %s %s %s %s %s %s %s 
%s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %s %e 
%s\n",  dummy1, dummy2, dummy3, dummy4, dummy5, dummy6, dummy7, 
dummy8, dummy9, dummy10, dummy11, dummy12, dummy13, dummy14, 
dummy15, dummy16, dummy17, dummy18, dummy19, dummy20, dummy21, 
dummy22, dummy23, dummy24, dummy25, dummy26, dummy27, dummy28, 
newnet, dummy30); 
           goto ok2; 
           } 
          } 
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         fprintf(fin2, "%s",lin1); 
         ok2: { 
             } 
               }  
         else {  
          fprintf(fin2, "%s",lin1); 
              } 
        } 
        fclose(fin2); 
        fclose(fin1); 
        fclose(fin0); 
         




To use it, the area defined by x and y co-ordinates highlighted as green above 
must be changed according to user's preference. In this example, three individual 
area defined by rectangle box can be tuned by multiplying the net doping 
concentration by a linear factor defined in "callxxx". With little modification, it's 
possible to defined area of different shape. Also, individual entities like total n+ 
concentration can be tuned with the same manner. External formula instead of 
simple multiplicative factor can be set in "callxxx" file. 
 
 
